
Supercomputing 2024

# MPI@Intel


Presenter: Maria J. Garzaran






## intel<sup>®</sup> MPI 2021.14 library CPU/GPU features

#### New **GPU** aware MPI Allreduce algorithm





#### Intel<sup>®</sup> Xeon<sup>®</sup> 6 Processor Family enabling

- New topology handling infrastructure **New** SHM transport for Xeon 6E and Xeon 6P Native BF16/FP16 support Intel MPI and oneCCL interoperability optimizations

**CPU/GPU initiated** MPI Put notify

MPI Put notify(data,..., data window, notification id)

Origin proceed with other communications or compute

CPU/GPU Target wait for a notification (MPI Win **notify** get value)

Target process arrived data

Allows target-side messagelevel completion semantics to one-sided operations.

#### Available on CPU and GPU sides

Sample code: link MPI standard proposal (Note: requires MPI Forum github access): link

## **MPICH for Aurora**

- Intel has done significant contributions to MPICH for the Aurora supercomputer (high-radix algorithms for collectives, support for multiple NICs, support for PVC and XeLink usage for point to pint and collective operations, among others)
- During 2024, Intel has worked closely with the MPICH team at Argonne to enable applications to run in the Aurora system
- MPICH was used for runs at scale of HPL in Aurora, which is the second supercomputer in theTop 500 list
  - Xeon CPU Max 9470 52C 2.4GHz, Intel Data Center GPU Max, Slingshot-11
- MPICH was used as backend for oneCCL for one of the finalist papers for the Gordon Bell Award in SC24
  - <u>MProt-DPO: Breaking the ExaFLOPS Barrier for Multimodal Protein Design</u> <u>Workflows with Direct Preference Optimization</u>, by <u>Gautham Dharuman</u> et al.

### Intel<sup>®</sup> SHMEM v1.2.0 is Released!

- Device-initiated OpenSHMEM operations on Intel GPUs with SYCL
- Enables multiple host back-end options: Sandia OpenSHMEM, Intel<sup>®</sup> MPI
  - Experimental support for OSHMPI to allow any MPI runtime as back-end
- Supports most OpenSHMEM 1.5 features: Teams, Non-blocking Atomics, Vector pt-to-pt synchronizations, etc.
- Includes work-group and sub-group extensions for co-operative thread execution
- Extends with on-queue APIs allowing queueing SHMEM operations from host
- Implements fast synchronization algorithm between CPU and GPU threads
- Is tested and validated on Intel<sup>®</sup> Tiber<sup>™</sup> AI Cloud
- https://github.com/oneapi-src/ishmem

